

# LOW CAPACITANCE BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

# TISP4CxxxH3BJ Overvoltage Protector Series

#### Ion-Implanted Breakdown Region


- Precise and Stable Voltage
- Low Voltage Overshoot under Surge
- Low Off-State Capacitance

Device Name	V <sub>DRM</sub> V	V <sub>(BO)</sub> V
TISP4C115H3BJ †	90	115
TISP4C125H3BJ †	100	125
TISP4C145H3BJ †	120	145
TISP4C165H3BJ	135	165
TISP4C180H3BJ †	145	180
TISP4C220H3BJ †	180	220
TISP4C250H3BJ †	190	250
TISP4C290H3BJ †	220	290
TISP4C350H3BJ †	275	350
TISP4C395H3BJ †	320	395

#### **Rated for International Surge Wave Shapes**

Wave Shape	Standard	I <sub>PPSM</sub> A
2/10	GR-1089-CORE	500
10/160	TIA-968-A	200
10/700	ITU-T K.20/21/45	150
10/560	TIA-968-A	100
10/1000	GR-1089-CORE	100

#### SMB Package (Top View)



### **Device Symbol**





#### Description

This device is designed to limit overvoltages on the telephone line. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line. A single device provides 2-point protection and is typically used for the protection of 2-wire telecommunication equipment (e.g. between the Ring and Tip wires for telephones and modems). Combinations of devices can be used for multi-point protection (e.g. 3-point protection between Ring, Tip and Ground).

The protector consists of a symmetrical voltage-triggered bidirectional thyristor. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides.

Please contact your Bourns representative if the protection voltage you require is not listed.

#### **How to Order**

Device	Package	Carrier	Order As	Marking Code	Std. Qty.
TISP4CxxxH3BJ	SMB	Embossed Tape Reeled	TISP4CxxxH3BJR-S	4CxxxH	3000

Insert xxx corresponding to device name.

SEPTEMBER 2004 – REVISED JUNE 2007

Specifications are subject to change without notice.

<sup>\*</sup>RoHS Directive 2002/95/EC Jan 27 2003 including Annex

# Absolute Maximum Ratings, T<sub>A</sub> = 25 °C (Unless Otherwise Noted)

Rating	Symbol	Value	Unit
'4C115H2 '4C125H2 '4C125H2 '4C145H2 '4C165H2 '4C165H2 '4C180H2 '4C220H2 '4C220H2 '4C220H2 '4C250H2 '4C230H2 '4C350H2 '4C350H2 '4C350H2 '4C350H2 '4C350H2	BJ BJ BJ BJ V <sub>DRM</sub> BJ BJ BJ BJ	±90 ±100 ±120 ±135 ±145 ±180 ±190 ±220 ±275 ±320	V
Non-repetitive peak impulse current (see Notes 1 and 2)  2/10 μs (GR-1089-CORE, 2/10 μs voltage wave shape)  10/160 μs (ΓΙΑ-968Α, 10/160 μs voltage wave shape)  5/310 μs (ITU-T K.44, 10/700 μs voltage wave shape used in K.20/21/45)  10/560 μs (ΓΙΑ-968Α, 10/560 μs voltage wave shape)  10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)	I <sub>PPSM</sub>	±500 ±200 ±150 ±100 ±100	А
Non-repetitive peak on-state current (see Notes 1, 2 and 3) 20 ms, 50 Hz (full sine wave) 1000 s, 50 Hz	I <sub>TSM</sub>	30 2.1	A °C
Junction temperature Storage temperature range	T <sub>J</sub>	-40 to +150 -65 to +150	°C

NOTES: 1. Initially the device must be in thermal equilibrium with  $T_J = 25$  °C.

- 2. The surge may be repeated after the device returns to its initial conditions.
- 3. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths.

# Electrical Characteristics, T<sub>A</sub> = 25 °C (Unless Otherwise Noted)

	Parameter	Test Conditions		Min	Тур	Max	Unit
I <sub>DRM</sub>	Repetitive peak off-state current	$V_D = V_{DRM}$	T <sub>A</sub> = 25 °C T <sub>A</sub> = 85 °C			±5 ±10	μΑ
V <sub>(BO)</sub>	Breakover voltage	dv/dt = $\pm 250$ V/ms, R <sub>SOURCE</sub> = 300 $\Omega$	'4C115H3BJ '4C125H3BJ '4C145H3BJ '4C165H3BJ '4C180H3BJ '4C220H3BJ '4C250H3BJ '4C250H3BJ '4C350H3BJ '4C350H3BJ			±115 ±125 ±145 ±165 ±180 ±220 ±250 ±250 ±350 ±395	>
V <sub>(BO)</sub>	Impulse breakover voltage	dv/dt $\leq$ ±1000 V/μs, Linear voltage ramp, Maximum ramp value = ±500 V di/dt = ±10 A/μs, Linear current ramp, Maximum ramp value = ±10 A	'4C115H3BJ '4C125H3BJ '4C145H3BJ '4C165H3BJ '4C180H3BJ '4C220H3BJ '4C250H3BJ '4C290H3BJ '4C350H3BJ '4C395H3BJ			±125 ±135 ±155 ±175 ±190 ±230 ±260 ±300 ±360 ±405	V
I <sub>(BO)</sub>	Breakover current	$dv/dt = \pm 250 \text{ V/ms}, R_{SOURCE} = 300 \Omega$				±600	mA
V <sub>T</sub>	On-state voltage	I <sub>T</sub> = ±5 A,t <sub>w</sub> = 100 μs				±3	V
I <sub>H</sub>	Holding current	$I_T = \pm 5 \text{ A, di/dt} = \pm 30 \text{ mA/ms}$		±150		±600	mA
	Off-state capacitance	f = 1 MHz, V <sub>d</sub> = 1 V rms, V <sub>D</sub> = -2 V	'4C115H3BJ '4C125H3BJ			50	
C <sub>O</sub>			'4C145H3BJ '4C165H3BJ '4C180H3BJ '4C220H3BJ '4C250H3BJ			45	pF
			'4C290H3BJ '4C350H3BJ '4C395H3BJ			40	

# Thermal Characteristics, T<sub>A</sub> = 25 °C (Unless Otherwise Noted)

	Parameter	Test Conditions	Min	Тур	Max	Unit
R <sub>θJA</sub> Junction to ambient thermal resistance		EIA/JESD51-3 PCB, I <sub>T</sub> = I <sub>TSM(1000)</sub> (see Note 4)			113	00.044
	265 mm x 210 mm populated line card,		50		°C/W	
		4-layer PCB, I <sub>T</sub> = I <sub>TSM(1000)</sub>		30		

NOTE: 4. EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

#### **Parameter Measurement Information**




Figure 1. Voltage-Current Characteristic for T and R Terminals
All Measurements are Referenced to the R Terminal

#### **Typical Characteristics**

#### NORMALIZED CAPACITANCE

